<?xml version="1.0" encoding="UTF-8"?>
<urlset xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://www.sitemaps.org/schemas/sitemap/0.9 http://www.sitemaps.org/schemas/sitemap/0.9/sitemap.xsd" xmlns="http://www.sitemaps.org/schemas/sitemap/0.9">
<url>
<loc>https://harishch4.github.io/posts/cache-fundamentals-and-way-locking/</loc>
<lastmod>2026-08-13T14:35:00+05:30</lastmod>
</url>
<url>
<loc>https://harishch4.github.io/posts/porting-llama2-c-to-an-opencl-device/</loc>
<lastmod>2026-08-12T09:00:00+05:30</lastmod>
</url>
<url>
<loc>https://harishch4.github.io/posts/moe-from-the-beginning/</loc>
<lastmod>2026-08-13T09:00:00+05:30</lastmod>
</url>
<url>
<loc>https://harishch4.github.io/posts/moe-prefill-beginner-notes/</loc>
<lastmod>2026-08-13T10:00:00+05:30</lastmod>
</url>
<url>
<loc>https://harishch4.github.io/posts/multiplicatoin-with-fft/</loc>
<lastmod>2026-08-13T12:00:00+05:30</lastmod>
</url>
<url>
<loc>https://harishch4.github.io/posts/instruction-pipelining-in-an-in-order-risc-v-processor/</loc>
<lastmod>2026-08-17T12:19:31+05:30</lastmod>
</url>
<url>
<loc>https://harishch4.github.io/posts/pipeline-dependencies-forwarding-and-instruction-level-parallelism/</loc>
<lastmod>2026-08-17T12:19:50+05:30</lastmod>
</url>
<url>
<loc>https://harishch4.github.io/posts/how-llvm-models-risc-v-processor-latency-and-resources/</loc>
<lastmod>2026-08-17T12:00:00+05:30</lastmod>
</url>
<url>
<loc>https://harishch4.github.io/posts/how-llvm-schedules-risc-v-machine-instructions/</loc>
<lastmod>2026-08-17T12:00:00+05:30</lastmod>
</url>
<url>
<loc>https://harishch4.github.io/posts/evaluating-llvm-instruction-scheduling-for-rocket-rv32/</loc>
<lastmod>2026-08-17T16:33:01+05:30</lastmod>
</url>
<url>
<loc>https://harishch4.github.io/categories/</loc>
<lastmod>2026-08-17T16:33:23+05:30</lastmod>
</url>
<url>
<loc>https://harishch4.github.io/tags/</loc>
<lastmod>2026-08-17T16:33:23+05:30</lastmod>
</url>
<url>
<loc>https://harishch4.github.io/archives/</loc>
<lastmod>2026-08-17T16:33:23+05:30</lastmod>
</url>
<url>
<loc>https://harishch4.github.io/about/</loc>
<lastmod>2026-08-17T16:33:23+05:30</lastmod>
</url>
<url>
<loc>https://harishch4.github.io/</loc>
</url>
<url>
<loc>https://harishch4.github.io/tags/cache/</loc>
</url>
<url>
<loc>https://harishch4.github.io/tags/way-locking/</loc>
</url>
<url>
<loc>https://harishch4.github.io/tags/local-memory/</loc>
</url>
<url>
<loc>https://harishch4.github.io/tags/computer-architecture/</loc>
</url>
<url>
<loc>https://harishch4.github.io/tags/llama2-c/</loc>
</url>
<url>
<loc>https://harishch4.github.io/tags/opencl/</loc>
</url>
<url>
<loc>https://harishch4.github.io/tags/llm-inference/</loc>
</url>
<url>
<loc>https://harishch4.github.io/tags/accelerators/</loc>
</url>
<url>
<loc>https://harishch4.github.io/tags/kv-cache/</loc>
</url>
<url>
<loc>https://harishch4.github.io/tags/moe/</loc>
</url>
<url>
<loc>https://harishch4.github.io/tags/transformers/</loc>
</url>
<url>
<loc>https://harishch4.github.io/tags/routing/</loc>
</url>
<url>
<loc>https://harishch4.github.io/tags/top-k/</loc>
</url>
<url>
<loc>https://harishch4.github.io/tags/prefill/</loc>
</url>
<url>
<loc>https://harishch4.github.io/tags/load-balancing/</loc>
</url>
<url>
<loc>https://harishch4.github.io/tags/fft/</loc>
</url>
<url>
<loc>https://harishch4.github.io/tags/multiplication/</loc>
</url>
<url>
<loc>https://harishch4.github.io/tags/convolution/</loc>
</url>
<url>
<loc>https://harishch4.github.io/tags/algorithms/</loc>
</url>
<url>
<loc>https://harishch4.github.io/tags/risc-v/</loc>
</url>
<url>
<loc>https://harishch4.github.io/tags/rocket/</loc>
</url>
<url>
<loc>https://harishch4.github.io/tags/pipelining/</loc>
</url>
<url>
<loc>https://harishch4.github.io/tags/instruction-scheduling/</loc>
</url>
<url>
<loc>https://harishch4.github.io/tags/pipeline-hazards/</loc>
</url>
<url>
<loc>https://harishch4.github.io/tags/forwarding/</loc>
</url>
<url>
<loc>https://harishch4.github.io/tags/scoreboard/</loc>
</url>
<url>
<loc>https://harishch4.github.io/tags/ilp/</loc>
</url>
<url>
<loc>https://harishch4.github.io/tags/llvm/</loc>
</url>
<url>
<loc>https://harishch4.github.io/tags/tablegen/</loc>
</url>
<url>
<loc>https://harishch4.github.io/tags/scheduling-model/</loc>
</url>
<url>
<loc>https://harishch4.github.io/tags/instruction-latency/</loc>
</url>
<url>
<loc>https://harishch4.github.io/tags/machine-instructions/</loc>
</url>
<url>
<loc>https://harishch4.github.io/tags/dependency-graph/</loc>
</url>
<url>
<loc>https://harishch4.github.io/tags/register-pressure/</loc>
</url>
<url>
<loc>https://harishch4.github.io/tags/llvm-mca/</loc>
</url>
<url>
<loc>https://harishch4.github.io/tags/machine-ir/</loc>
</url>
<url>
<loc>https://harishch4.github.io/categories/computer-architecture/</loc>
</url>
<url>
<loc>https://harishch4.github.io/categories/memory-systems/</loc>
</url>
<url>
<loc>https://harishch4.github.io/categories/ai-inference/</loc>
</url>
<url>
<loc>https://harishch4.github.io/categories/heterogeneous-computing/</loc>
</url>
<url>
<loc>https://harishch4.github.io/categories/mixture-of-experts/</loc>
</url>
<url>
<loc>https://harishch4.github.io/categories/algorithms/</loc>
</url>
<url>
<loc>https://harishch4.github.io/categories/mathematics/</loc>
</url>
<url>
<loc>https://harishch4.github.io/categories/instruction-scheduling/</loc>
</url>
<url>
<loc>https://harishch4.github.io/categories/compilers/</loc>
</url>
</urlset>
